ARM Cortex-A34

ARM Cortex-A34
General information
Launched2019
Designed byARM Holdings
Cache
L1 cache16–128 KB (8–64 KB I-cache with parity, 8–64 KB D-cache) per core
L2 cache128–1024 KB
L3 cacheNo
Architecture and classification
ApplicationMobile
Network Infrastructure
Automotive designs
Servers
Instruction setARMv8-A
Physical specifications
Cores
  • 1–4 per cluster, multiple clusters
History
PredecessorARM Cortex-A32 (32-bit only)

The ARM Cortex-A34 is a low power central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Ltd.[1]

Licensing

The Cortex-A34 is available as a SIP core to licensees whilst its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).[2]

Technical

Architecture 64-bit Armv8-A (AArch64 only)
Multicore Up to 4 core
Superscalar Partial[3]
Pipeline In order (like ARM Cortex-A53 and ARM Cortex-A55)
L1 I-Cache / D-Cache 8k-64k
L2 Cache 128KB-1MB[4]
ISA Support Only AArch64 for 64-bit

ARM NEON

TrustZone VFPv4 Floating point

Debug & Trace CoreSight SoC-400[2]

See also

References

  1. ^ "Arm Cortex-A34 is a 64-bit Only Low-Power Core". www.cnx-software.com. Retrieved 2021-01-24.
  2. ^ a b Ltd, Arm. "Cortex-A34". Arm Developer. Retrieved 2021-01-24.
  3. ^ "Arm Cortex-A Processor Comparison Table" (PDF). Archived from the original (PDF) on 2020-11-05.
  4. ^ "Cortex-A34 - Microarchitectures - ARM - WikiChip". en.wikichip.org. Retrieved 2021-01-24.
This article is issued from Wikipedia. The text is available under Creative Commons Attribution-Share Alike 4.0 unless otherwise noted. Additional terms may apply for the media files.